

S. J. Stanton and S. Levy
U.S. Army Electronics Technology and Devices Laboratory
ERADCOM

R. Dollinger and W. J. Sarjeant
State University of New York at Buffalo
Amherst, New York 14226

SUMMARY

An efficient technique of microcomputer modeling is presented for designing linear and nonlinear circuits. The computer model is valid for pulse forming networks (PFN's) which feed both linear and nonlinear loads. These PFN's may resemble classical voltage or current fed one terminal-pair Guillemin networks, but are in fact, the general case of loaded two terminal-pair networks including most nonuniform lumped transmission lines. Before building systems using PFN's it is desirable to calculate their response, however, closed form analytic solutions are impractical and other computer approaches such as SCEPTRE and SPICE require a computer with a large capacity. An algorithm is presented that can be applied to pulsed discharge circuits employing PFN's and solved on a microcomputer such as an Apple or HP-85. Results are presented for a circuit consisting of an initially charged capacitor with stray inductance in series with a PFN discharging into either a linear or a nonlinear load.

INTRODUCTION

Many programs have been developed for network analysis of pulsed circuits such as SCEPTRE¹ that require a main-frame computer to handle the program and are expensive to run because of the time needed to obtain a solution. The technique² described in this paper has the advantage of being efficient enough to be programmed on a microcomputer. The microcomputer is more readily available and much less expensive to operate and produces a good approximation to the desired waveform in a short solution time.




FIGURE 1. n Section LC Network

ALGORITHM

Given the n-section LC network in Figure 1, a first order differential equation is found for each current by summing the voltage drops around each loop and solving for the derivative of the current. The differential equation for the first loop is given in Equation 1,

$$\left. \frac{di_1}{dt} \right|_{t=t_{k-1}} = \frac{E - v_1 \big|_{t=t_{k-1}} - v_2 \big|_{t=t_{k-1}}}{L_1}$$

where $k = 1, 2, 3, \dots, K$

(1)

$$\text{and } t_k = t_{k-1} + \Delta t$$

$$\Delta t = \frac{t_K - t_0}{K}$$

where t_0 = initial time, and

t_K = last time the network is to be solved

The differential equation for the remaining loops is shown in Equation 2.

$$\left. \frac{di_i}{dt} \right|_{t=t_{k-1}} = \frac{v_i \big|_{t=t_{k-1}} - v_{i+1} \big|_{t=t_{k-1}}}{L_i}$$

for $i = 2, 3, 4, \dots, n$

(2)

With these equations and knowing all the initial values of current and voltage at time t_0 , a numerical approximation can be made for each current at the next time interval. Euler's method^{3,4} is employed which uses the first two terms of a Taylor series expansion. The general equation for this approximation is shown in Equation 3.

$$i_i \big|_{t=t_k} = i_i \big|_{t=t_{k-1}} + \left. \frac{di_i}{dt} \right|_{t=t_{k-1}} \times \Delta t$$

for $i = 1, 2, 3, \dots, n$

(3)

With the new values of current, the capacitor voltages for the next point in time can be found by numerical integration. The general equation is shown in Equation 4.

$$v_i \big|_{t=t_k} = v_i \big|_{t=t_{k-1}} + \frac{i_i \big|_{t=t_k} - i_{i-1} \big|_{t=t_k}}{C_i} \times \Delta t$$

for $i = 1, 2, 3, \dots, n$

(4)

This method³ of integration differs from the rectangular rule³ in that it approximates the area with the value of the function at time t_{k-1} multiplied by the increment size.

It is assumed that the voltage across the load, v_{n+1} , is defined as a function of any known value or parameter in the network at time t_k or before, for instance;

$$v_{n+1} \big|_{t=t_k} = Z_L \times i_n \big|_{t=t_k}$$

$$v_{n+1} \big|_{t=t_k} = Z_L \big|_{t=t_k} \times i_n \big|_{t=t_k}$$

$$v_{n+1} \big|_{t=t_k} = f(i_n \big|_{t=t_k})$$

| Report Documentation Page | | | | Form Approved OMB No. 0704-0188 | |
|--|------------------------------------|-------------------------------------|---|---|------------------------------------|
| Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number. | | | | | |
| 1. REPORT DATE JUN 1983 | | 2. REPORT TYPE N/A | | 3. DATES COVERED - | |
| 4. TITLE AND SUBTITLE Modeling Of Linear And Non Linear Circuits | | | | 5a. CONTRACT NUMBER | |
| | | | | 5b. GRANT NUMBER | |
| | | | | 5c. PROGRAM ELEMENT NUMBER | |
| 6. AUTHOR(S) | | | | 5d. PROJECT NUMBER | |
| | | | | 5e. TASK NUMBER | |
| | | | | 5f. WORK UNIT NUMBER | |
| 7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) U.S. Army Electronics Technology and Devices Laboratory ERADCOM | | | | 8. PERFORMING ORGANIZATION REPORT NUMBER | |
| 9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) | | | | 10. SPONSOR/MONITOR'S ACRONYM(S) | |
| | | | | 11. SPONSOR/MONITOR'S REPORT NUMBER(S) | |
| 12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release, distribution unlimited | | | | | |
| 13. SUPPLEMENTARY NOTES See also ADM002371. 2013 IEEE Pulsed Power Conference, Digest of Technical Papers 1976-2013, and Abstracts of the 2013 IEEE International Conference on Plasma Science. Held in San Francisco, CA on 16-21 June 2013. U.S. Government or Federal Purpose Rights License | | | | | |
| 14. ABSTRACT | | | | | |
| 15. SUBJECT TERMS | | | | | |
| 16. SECURITY CLASSIFICATION OF: | | | 17. LIMITATION OF ABSTRACT SAR | 18. NUMBER OF PAGES 4 | 19a. NAME OF RESPONSIBLE PERSON |
| a. REPORT unclassified | b. ABSTRACT unclassified | c. THIS PAGE unclassified | | | |

These are some possible forms of defining the load voltage.

With the case of a purely resistive load the solution is,

$$v_{n+1} \Big|_{t=t_k} = R_L \times i_n \Big|_{t=t_k}$$

Once all the currents and voltages are found for time, t_1 , the process is repeated for time, t_2 and so on.

In most cases, defining loop currents (as opposed to branch currents) and following the paths as was done for the network in this section, gives the least complicated and shortest number of equations.

CALCULATED RESPONSE

Taking the network in Figure 2 as an example, the differential equations for current i_1 , i_2 , and i_3 acquired by summing the voltage drops around the loops are shown in Equations 5, 6, and 7, respectively.

$$\frac{di_1}{dt} \Big|_{t=t_{k-1}} = \left(E - v_1 \Big|_{t=t_{k-1}} - v_2 \Big|_{t=t_{k-1}} - v_3 \Big|_{t=t_{k-1}} - v_4 \Big|_{t=t_{k-1}} \right) / [L_1] \quad (5)$$

$$\frac{di_2}{dt} \Big|_{t=t_{k-1}} = \frac{v_2 \Big|_{t=t_{k-1}}}{L_2} \quad (6)$$

$$\frac{di_3}{dt} \Big|_{t=t_{k-1}} = \frac{v_3 \Big|_{t=t_{k-1}}}{L_3} \quad (7)$$

The approximation of each current is given in Equations 8, 9 and 10.

$$i_1 \Big|_{t=t_k} = i_1 \Big|_{t=t_{k-1}} + \frac{di_1}{dt} \Big|_{t=t_{k-1}} \times \Delta t \quad (8)$$

$$i_2 \Big|_{t=t_k} = i_2 \Big|_{t=t_{k-1}} + \frac{di_2}{dt} \Big|_{t=t_{k-1}} \times \Delta t \quad (9)$$

$$i_3 \Big|_{t=t_k} = i_3 \Big|_{t=t_{k-1}} + \frac{di_3}{dt} \Big|_{t=t_{k-1}} \times \Delta t \quad (10)$$




FIGURE 2. Three Section LC Network

The approximation of v_1 , v_2 , and v_3 is given in Equations 11, 12, and 13, respectively.

$$v_1 \Big|_{t=t_k} = v_1 \Big|_{t=t_{k-1}} + \frac{i_1 \Big|_{t=t_k}}{C_1} \times \Delta t \quad (11)$$

$$v_2 \Big|_{t=t_k} = v_2 \Big|_{t=t_{k-1}} + \frac{i_2 \Big|_{t=t_k}}{C_2} \times \Delta t \quad (12)$$

$$v_3 \Big|_{t=t_k} = v_3 \Big|_{t=t_{k-1}} + \frac{i_3 \Big|_{t=t_k}}{C_3} \times \Delta t \quad (13)$$

For the linear case of $Z_L = R_L$ (a classical voltage fed Guillemin type A network)⁵ the voltage across the load, v_4 is given in Equation 14.

$$v_4 \Big|_{t=t_k} = R_L \times i_1 \Big|_{t=t_k} \quad (14)$$

This algorithm was programmed on an HP-85 for parameter values designed to create a 10 μ s pulse with a 10 ohm resistive load and a charging voltage, E of 50 volts. Other than the charging voltage, all values of current and voltage at time t_0 are zero and the time increment, Δt is 0.1 μ s.

To verify the technique an experimental model was constructed and its load voltage was recorded. Figure 3 shows the computer and experimental voltage waveforms across the linear load. Error due to the computer technique is of interest, however, it was difficult to distinguish between this error and errors due to stray inductance and capacitive coupling.

The accuracy of this technique depends on the time increment, however with an increment of only 1/100th of the pulse width the solution takes approximately 44 seconds and the percent error on the average of the amplitudes of the first five peaks and dips of the waveform in Figure 3 was less than 6%.




FIGURE 3. Computer & Experimental Voltage Across the Linear Load (10 Ω)

In order to further demonstrate the capabilities of this technique, the computer waveform shown in Figure 3 is compared to the waveform obtained by analyzing the same network using the SCEPTRE program. This comparison is shown in Figure 4.

The root mean square error of the deviation between SCEPTRE results and results obtained by the technique described here is ± 1.07 Volts.




FIGURE 4. Comparison Of The Technique To SCEPTRE

The output waveforms of this network with a nonlinear load consisting of a 100 ohm resistor shunted by 10 series-connected 1N914 diodes were experimentally recorded. The voltage waveforms are shown in Figure 5 and the current waveforms are shown in Figure 6.




FIGURE 5. Computer & Experimental Voltage Across The Nonlinear Load




FIGURE 6. Computer & Experimental Current Through The Nonlinear Load

Discrepancies between computer and experimental waveforms can be attributed to the model of the nonlinear load itself, which was developed only from dc characteristics of the load, along with the errors mentioned in the linear case. On the average, the percent error of the amplitudes of the first five peaks and dips of the waveform in Figure 5 is less than 4% and the solution time is approximately 51 seconds. Figures 7, 8 and 9 show the output voltage and their solution time with $\Delta t = 0.01 \mu$ s, 0.15μ s and 0.2μ s respectively. It should be noted that with a time

increment of 0.01μ s the percent error is less than 4% and is only slightly lower than that of $\Delta t = 0.1 \mu$ s, yet the solution time is 5 minutes and 45 seconds longer. If Δt becomes too large so that in that time period the voltage changes a great amount the computer waveforms will oscillate. When this occurs the solution time actually is longer than the runs with smaller time increments because it takes a longer time to plot the oscillations. This occurs when Δt is greater than 0.8μ s in the linear case and greater than 0.15μ s in the nonlinear case. The reason this value of Δt is so much smaller in the nonlinear case presented here, is because at low currents the nonlinear load acts as a 100 ohm resistor and consequently the voltage changes ten times more for each value of current than in the linear 10Ω case.




FIGURE 7. Computer & Experimental Voltage Across The Nonlinear Load




FIGURE 8. Computer & Experimental Voltage Across The Nonlinear Load




FIGURE 9. Computer & Experimental Voltage Across The Nonlinear Load

CONCLUSION

A technique has been presented of microcomputer modeling which can be used in the design of linear and nonlinear circuits. This modeling technique provides a good approximation of the desired waveforms. Its greatest utility is in selecting component values for a particular pulser circuit and being able to see the results before the circuit is actually built. The advantage of this technique is that the circuit modeling can be run on a microcomputer found in most laboratories or universities, the solution times are reasonable and the program is simple.

REFERENCES

1. Bowers, Sedore, SCEPTRE: A Computer Program for Circuit and Systems Analysis, Prentice-Hall, Inc., 1971.
2. Sarjeant, W. J. and Hill, R., "Finite Element Transient Circuit Analysis Techniques," to be published.
3. Huddleston, John V., Numerical Methods for Digital Computers, c 1980, pp 10.1, 10.2 and 12.4.
4. Wylie, Barrett, Advanced Engineering Mathematics, Fifth Edition, McGraw-Hill Book Co., 1982, pg. 268.
5. Glasoe, Lebacqz, Pulse Generators, McGraw-Hill Book Co., 1948, Chapter 6.